

06/30/00  
JCS03 U.S. PTO

Patent  
Attorney's Docket No. 015290-426

JCS03 U.S. PTO  
09/607922  
00/03/90

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT  
APPLICATION TRANSMITTAL LETTER

Box PATENT APPLICATION  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

Enclosed for filing is the utility patent application of William Frederick Bosch for  
SEMICONDUCTOR PROCESSING EQUIPMENT HAVING IMPROVED PARTICLE  
PERFORMANCE.

Also enclosed are:

- ☒ 10 sheet(s) of ☒ formal ☐ informal drawing(s);
- ☐ a claim for foreign priority under 35 U.S.C. §§ 119 and/or 365 is ☐ hereby made to \_  
filed in \_ on \_;  
☐ in the declaration;
- ☐ a certified copy of the priority document;
- ☐ a General Authorization for Petitions for Extensions of Time and Payment of Fees;
- ☐ \_\_\_\_\_ statement(s) claiming small entity status;
- ☐ an Assignment document;
- ☐ an Information Disclosure Statement; and
- ☐ Other: \_\_\_\_\_.
- ☐ An ☐ executed ☒ unexecuted declaration of the inventor(s)  
☒ also is enclosed ☐ will follow.
- ☐ Please amend the specification by inserting before the first line the sentence --This  
application claims priority under 35 U.S.C. §§119 and/or 365 to \_ filed in \_ on \_; the  
entire content of which is hereby incorporated by reference.--
- ☐ A bibliographic data entry sheet is enclosed.



21839

(2/00)

☒ The filing fee has been calculated as follows ☐ and in accordance with the enclosed preliminary amendment:

C L A I M S					
	NO. OF CLAIMS		EXTRA CLAIMS	RATE	FEE
Basic Application Fee					\$690.00 (101)
Total Claims	30	MINUS 20 =	10	x \$18.00 (103)	180.00
Independent Claims	2	MINUS 3 =	0	x \$78.00 (102)	
If multiple dependent claims are presented, add \$260.00 (104)					
Total Application Fee					870.00
If verified Statement claiming small entity status is enclosed, subtract 50% of Total Application Fee					
Add Assignment Recording Fee if Assignment document is enclosed					
<b>TOTAL APPLICATION FEE DUE</b>					<b>870.00</b>

☒ This application is being filed without an executed Declaration. Issuance of a Notice to File Missing Parts of Application is respectfully requested.

☐ A check in the amount of \$ \_\_\_\_\_ is enclosed for the fee due.

☒ Charge \$ 870.00 to Deposit Account No. 02-4800 for the fee due.

☒ The Commissioner is hereby authorized to charge any appropriate fees under 37 C.F.R. §§ 1.16, 1.17 and 1.21 that may be required by this paper, and to credit any overpayment, to Deposit Account No. 02-4800. This paper is submitted in duplicate.

Please address all correspondence concerning the present application to:

James W. Peterson  
Burns, Doane, Swecker & Mathis, L.L.P.  
P.O. Box 1404  
Alexandria, Virginia 22313-1404.

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

Date: June 30, 2000

By: 

Peter K. Skiff  
Registration No. 31,917

P.O. Box 1404  
Alexandria, Virginia 22313-1404  
(703) 836-6620

Attorney Docket No. 015290-426  
Lam Docket No. P0646

U.S. PATENT APPLICATION

for

**SEMICONDUCTOR PROCESSING EQUIPMENT  
HAVING IMPROVED PARTICLE PERFORMANCE**

by inventor:

**William Frederick Bosch**  
48825 Sauvignon Ct.  
Fremont, California 94539

**BURNS, DOANE, SWECKER & MATHIS, L.L.P.**  
Post Office Box 1404  
Alexandria, VA 22313-1404  
(703) 836-6620

**SEMICONDUCTOR PROCESSING EQUIPMENT  
HAVING IMPROVED PARTICLE PERFORMANCE**

**Field of the Invention**

The invention relates to semiconductor processing equipment and more particularly to improved particle performance during processing of semiconductor substrates in vacuum chambers having shaped ceramic parts therein.

**Background of the Invention**

Particle performance is of concern in processing semiconductor substrates such as silicon wafers due to reduction in yield caused by particles adhered to the surface of such substrates. One source of such particles is the substrates and techniques for reducing the number of particles include chemical treatments. For instance, U.S. Patent No. 5,051,134 discloses a wet chemical treatment for reducing the number of particles by treating a semiconductor surface with an aqueous solution containing hydrofluoric acid. The '134 patent states that the acid solution includes commercially available hydrofluoric acid and water which meet the exceptionally high purity and particle freedom requirements of the semiconductor industry.

U.S. Patent No. 5,665,168 discloses a method for cleaning a silicon wafer so as to suppress and reduce adhesion of particles to the surface of the wafer wherein the wafer is cleaned with a hydrofluoric acid aqueous solution containing a surfactant followed by rinsing the wafer with pure water containing ozone. U.S. Patent No. 5,837,662 discloses a process for cleaning contaminants from the surface of a wafer after the wafer has been lapped, the process including contacting the wafer with an oxidizing agent to oxidize organic contaminants and immersing the wafer in an aqueous bath containing citric acid into which sonic energy is directed to remove metallic contaminants present on the surface of the wafer. The '662 patent states that the citric acid is a complexing agent which serves to trap

metal ions and that particles of lapping grit and trace metallic impurities present in a layer of silicon oxide (which is part native oxide and partly formed in the oxidizing bath) can be removed along with the oxide layer by contacting the wafer with hydrofluoric acid.

5 U.S. Patent No. 5,712,198 discloses a technique for treating silicon wafers to reduce the concentration of metals such as Cr, Ca, Ti, Co, Mn, Zn and V on the surface thereof, the process including precleaning with a cleaning solution, metals removal with an aqueous solution containing HF, rinsing and oxide growth to produce a silicon oxide layer with a thickness of 0.6 to 1.5 nanometers by  
10 contacting the wafers with high purity ozonated water having a concentration of no more than 0.01 parts per billion each of Fe, Cr, Ti and other metals. Other patents which relate to cleaning of semiconductor substrates include U.S. Patent No. 5,454,901; 5,744,401; and 6,054,373.

15 U.S. Patent No. 5,766,684 discloses a technique for cleaning and passivating stainless steel surfaces such as gas flow equipment which can be used in semiconductor processing equipment, the process including contacting the surfaces with an aqueous solution containing acid so as to dislodge and remove residue followed by complexing free Fe ions liberated from the surface to form an oxide film and precipitating the complexed ions into the oxide film.

20 U.S. Patent No. 4,761,134 discloses silicon carbide components (e.g., liners, process tubes, paddles, boats, etc.) for semiconductor diffusion furnaces used to process silicon wafers wherein high purity silicon carbide components are impregnated with high purity silicon metal and coated with a high purity dense, impervious refractory coating such as silicon carbide, silicon nitride or silicon  
25 dioxide. According to the '134 patent, the silicon carbide must be at least 99% pure (preferably at least 99.9% pure) so as not to be a source of contamination to the furnace environment during sensitive wafer processing steps and the refractory coating protects the silicon impregnated sintered silicon carbide substrate from

exposure to the furnace environment and attack by acid during acid cleaning.

Other patents relating to silicon carbide semiconductor processing components include U.S. Patent Nos. 4,401,689 (susceptor tube), 4,518,349 (furnace support rod), 4,999,228 (diffusion tube), 5,074,456 (upper electrode), 5,252,892 (plasma cathode chamber), 5,460,684 (resistive layer of ESC), 5,463,524 (sensing pin), 5,494,524 (heat treatment device), 5,578,129 (filter plate of load lock system), 5,538,230 (wafer boat), 5,595,627 (upper electrode), 5,888,907 (electrode plate), 5,892,236 (ion implantation device) and 5,937,316 (heat treatment device such as susceptor, wafer holder, thermal uniformity plate, thermal uniformity ring, dummy wafer). See also, Japanese Patent Publication Nos. 54-10825 (semiconductor diffusion oven material), 60-200519 (susceptor), 61-284301 (upper electrode), 63-35452 (diffusion oven tube, liner tube, port element, paddle), 63-186874 (microwave heated sample plate), 63-138737 (upper electrode of plasma etch reactor), 3-201322 (coating for part in vacuum environment), and 8-17745 (wafer heater). Of these, Japanese Patent Publication Nos. 54-10825 and 63-35452 disclose parts made of slip cast silicon carbide.

U.S. Patent No. 4,598,665 discloses a technique for reducing dust during heat treatment of semiconductor wafers by providing a silicon carbide process tube (wherein the wafers are treated) with an inner surface coarseness of 150  $\mu\text{m}$  or less. The '665 patent states that when the surface coarseness is greater than 150  $\mu\text{m}$ , a porous  $\text{SiO}_2$  film is formed on the inner surface of the process tube leading to dust generation.

U.S. Patent No. 5,904,778 discloses a SiC CVD coating on free standing SiC for use as a chamber wall, chamber roof, or collar around the wafer. U.S. Patent No. 5,292,399 discloses a SiC ring surrounding a wafer pedestal. A technique for preparing sintered SiC is disclosed in U.S. Patent No. 5,182,059.

With regard to plasma reactor components such as showerhead gas distribution systems, various proposals have been made with respect to the

materials of the showerheads. For instance, U.S. Patent No. 5,569,356 discloses a showerhead of silicon, graphite, or silicon carbide. U.S. Patent No. 5,888,907 discloses a showerhead electrode of amorphous carbon, SiC or Al. U.S. Patent Nos. 5,006,220 and 5,022,979 disclose a showerhead electrode either made  
5 entirely of SiC or a base of carbon coated with SiC deposited by CVD to provide a surface layer of highly pure SiC.

In view of the need for increased yield during semiconductor processing, there is a need in the art for improvements in reduction of particles caused by shaped (e.g., machined and/or sintered) ceramic parts exposed to the gases and/or  
10 the environment in which the semiconductor substrates are processed.

#### **Summary of the Invention**

The invention provides a method of processing semiconductor substrates and reducing particle contamination during processing of the substrates, the method comprising steps of placing a substrate on a substrate holder in an interior  
15 space of a vacuum processing chamber, the processing chamber including at least one non-oxide ceramic part having a surface exposed to the interior space, the surface having been shaped and treated to reduce particles thereon by a high intensity plasma conditioning treatment, processing the substrate by supplying process gas to the processing chamber; and removing the substrate from the  
20 processing chamber.

According to a preferred embodiment, the processing chamber includes a substantially planar antenna which energizes the process gas into a plasma state by supplying RF power to the antenna and the process gas comprises at least one fluorocarbon gas, the method further including conditioning the exposed surface by  
25 energizing the fluorocarbon gas into a plasma state and contacting the exposed surface with the plasma. During the process, a plurality of substrates can be



processed by etching an oxide layer on the substrates with a high density plasma while supplying an RF bias to the substrate.

In an exemplary embodiment, the ceramic part comprises a gas distribution plate supplying the process gas to the processing chamber and the processing chamber includes a substantially planar coil which energizes the process gas into a plasma state by supplying RF power to the antenna, the method further including conditioning the exposed surface by adjusting pressure in the processing chamber to 200 to 500 mTorr, supplying the coil with 2000 to 2500 W of radio frequency power, and/or changing coil termination capacitance of the coil so as to move an area of higher intensity plasma across the gas distribution plate.

The method can further comprise a step of manufacturing the ceramic part by machining a part made of carbon, silicon, silicon carbide, silicon nitride, boron nitride, boron carbide, aluminum nitride or titanium carbide. In the case of a silicon carbide part, the part can be made of CVD SiC, sintered SiC, sintered SiC coated with CVD SiC, converted graphite, or porous SiC backfilled with Si.

The invention also provides a method of plasma conditioning a shaped surface of a ceramic part of a semiconductor processing chamber, the method comprising treating the shaped surface to reduce particles thereon by contacting the shaped surface with a high intensity plasma. For example, the method can include installing the ceramic part in a plasma reactor and the plasma conditioning can be carried out by treating the shaped surface with a high density plasma while powering the ceramic part to increase ion bombardment thereof, treating the shaped surface with a high density plasma generated by energizing a halogen gas into a plasma state, treating the shaped surface with a high density plasma generated by energizing an inert gas into a plasma state, treating the shaped surface with a high density plasma generated by energizing oxygen gas into a plasma state, treating the shaped surface with a high density plasma generated by

energizing a fluorine containing gas into a plasma state, and/or treating the shaped surface with a high density plasma while seasoning the reactor.

### **Brief Description of the Drawings**

Figures 1 a-d show SEM images of a machined CVD SiC sample which has been subjected to a CO<sub>2</sub> cleaning process;

Figures 2 a-d show SEM images of a machined CVD SiC sample which has been subjected to a low pressure SiC bead blasting process followed by CO<sub>2</sub> cleaning;

Figure 3 shows oxidation kinetics for single crystal SiC in the  $\langle 111 \rangle$  direction;

Figures 4 a-d show SEM images of sample 11C oxidized at 1200C° for 12 hours;

Figures 5 a-d show SEM images of sample 12C oxidized at 1450°C for 12 hours;

Figure 6 shows a single wafer vacuum processing chamber having an inductively coupled plasma source and a SiC gas distribution plate in accordance with the invention; and

Figure 7 shows a single wafer vacuum processing chamber having a showerhead electrode and SiC baffle plate in accordance with the invention.

### **Detailed Description of the Preferred Embodiments**

In the field of semiconductor processing, various shaped parts of vacuum chambers in which semiconductor substrates are processed can be the source of particle generation which adversely affects the yield of devices produced on the substrates. According to the invention, such shaped parts are treated to minimize particle contamination of the semiconductor substrates processed in the chamber.

Ceramic materials such as silicon carbide, silicon nitride, and the like have

been used for parts of equipment used in vacuum chambers. Such parts can be made by sintering ceramic powders or by a CVD process followed by machining of one or more surfaces thereof. The shaped surfaces can be the source of particle contamination during processing of semiconductor substrates. According to the invention, in order to condition such parts to minimize particle generation during semiconductor processing, the exposed surfaces of such parts are treated to incorporate or remove particles from the exposed surface. According to a preferred embodiment, the surface layer is oxidized and the oxide layer is optionally removed in a manner which reduces the number of attached particles.

In the field of semiconductor processing, vacuum processing chambers are generally used for rapid thermal processing, sputtering, ion implantation or ion milling, etching and chemical vapor deposition (CVD) of materials on substrates by supplying a process gas to the vacuum chamber. Such chambers may or may not apply an RF field to the gas to energize the gas into a plasma state. Examples of parallel plate, transformer coupled plasma (TCP<sup>TM</sup>) which is also called inductively coupled plasma (ICP), and electron-cyclotron resonance (ECR) reactors and components thereof are disclosed in U.S. Patent Nos. 4,340,462; 4,948,458; 5,200,232 and 5,820,723. Because of the requirements for minimizing particle and/or heavy metal contamination, it is highly desirable for the components of such equipment to exhibit high corrosion resistance with minimum particle generation.

During processing of semiconductor substrates, the substrates are typically held in place within the vacuum chamber on substrate holders by parts such as mechanical clamps and electrostatic clamps (ESC). Examples of such clamping systems and components thereof can be found in U.S. Patent Nos. 5,262,029 and 5,838,529. Process gas can be supplied to the chamber by parts such as by gas nozzles, gas rings, gas distribution plates, etc. An example of a temperature

controlled gas distribution plate for an inductively coupled plasma reactor and components thereof can be found in U.S. Patent No. 5,863,376.

According to the invention, vacuum chamber parts made of oxide or non-oxide ceramic materials such as alumina, silicon dioxide, quartz, carbon, silicon, silicon carbide, silicon nitride, boron nitride, boron carbide, aluminum nitride and titanium carbide are treated to minimize particle generation. In a preferred embodiment, shaped (sintered and/or machined) surfaces of the parts are subjected to a plasma conditioning treatment to improve the particle performance of the parts. The plasma conditioning treatment can be combined with an optional oxidizing treatment to form an oxide layer on the parts and an optional cleaning treatment to remove the oxide layer. The oxidizing treatment can comprise a heat treatment in a furnace and the cleaning treatment can comprise an etching treatment with an aqueous acid solution.

According to a preferred embodiment of the invention, an oxide or non-oxide ceramic part of a plasma reactor is subjected to a plasma conditioning treatment subsequent to an optional oxidizing treatment and/or chemical etching to remove an oxide layer formed during the oxidizing step. As a result, attached particles which result from machining can be removed from the part prior to or subsequent to installation in the plasma reactor. It has been found that after such treatment it is possible to achieve production conditions for processing semiconductor wafers much faster than in the case where the part is only subjected to chemical cleaning prior to installation in the reactor. In the case where an oxidizing treatment is also performed, because the particles would be incorporated in the oxide layer, the part could be used without removing the oxide layer.

According to a first embodiment of the invention, the oxide or non-oxide ceramic part has been shaped by machining to desired dimensions and/or to provide a surface feature thereon such as a groove to receive an O-ring seal, bolt holes, gas distribution holes or passages, boss, flange, or the like. The machining

can be performed by any suitable technique such as grinding, lapping, honing, ultrasonic machining, water jet or abrasive jet machining, laser machining, electrical discharge machining, ion-beam machining, electron-beam machining, chemical machining, electrochemical machining, or the like. Such abrasive and non-abrasive machining methods can result in attached particles on the machined surfaces of the ceramic parts and the attached particles can become sources of particle contamination during processing of semiconductor substrates. Likewise, the shaped surfaces of sintered ceramic parts can be the source of particle contamination.

One type of non-oxide ceramic material which can be used for parts in accordance with the invention is silicon carbide (SiC). The SiC part can be manufactured by any suitable technique. For instance, the part can be made by chemical vapor deposition of silicon carbide on a suitable substrate such as high purity graphite followed by machining to final dimensions. If the as-machined part is installed in a wafer processing plasma reactor such as a plasma etch chamber, initially processed wafers can be contaminated with thousands of particles (e.g., around 20,000 particles called "adders").

According to one embodiment of the invention, a non-oxide ceramic part made of silicon carbide is treated to improve particle performance by subjecting the part to a heat treatment in an air environment which provides a surface oxide layer on the part. The oxidizing treatment is effective to encapsulate the particles in the oxide layer and/or convert the particles to an oxide which forms part of the oxide layer. The oxide layer can then be optionally removed by a chemical etching treatment. For example, the part can be heated in a furnace at 1200 to 1700°C for 1 to 100 hours, preferably 1400 to 1500°C for 8 to 16 hours, to form an oxide layer which is subsequently removed in an acid bath. After such a treatment, the part can be installed in a plasma reactor such as a plasma etcher and wafers can be processed after routine chamber seasoning. However, parts which

are subjected to intense ion bombardment like a gas distribution or baffle plate may benefit from an aggressive plasma conditioning step. For example, the part can be powered to increase ion bombardment of the machined surface, a halogen gas such as a fluorine-containing gas and/or oxygen and/or an inert gas such as argon can be incorporated in the plasma to more aggressively attack/sputter the machined surface, plasma conditions in the chamber can be adjusted such as by varying the terminal capacitance of the TCP™ coil to move a zone of higher density plasma across the machined surface, and/or other process parameters (e.g., increase chamber pressure, increase RF power, increase gas concentration and/or reactive components of the gas, increase treatment time, provide a magnetic field to confine plasma to a smaller area, use of various high density plasma sources such as helicon or microwave sources, etc.) can be modified to further condition the shaped surface.

In tests of a non-oxide ceramic part in the form of an as-machined CVD SiC gas distribution plate in a TCP™ 9100 high density plasma dielectric etch chamber available from LAM Research Corporation, a large number of particles contaminated a silicon wafer during processing. In a standard particle test, it was found that >20,000 particles contaminated the wafer and the average particle size of the particles was in the range of 0.2 to 0.5  $\mu\text{m}$ . Auger analysis of the particles revealed that the contaminating particles were SiC particles. The SiC particles appear to be residual damage from machining of the SiC gas distribution plate.

In order to compare the particle performance of a part prepared according to the invention versus a part having inferior particle performance, machined CVD SiC parts and/or samples were surface conditioned as follows.

Comparative CVD SiC samples and a CVD SiC gas distribution plate (GDP) were prepared by CO<sub>2</sub> blasting (a technique used to clean Al<sub>2</sub>O<sub>3</sub>) the CVD SiC material to determine if the 0.2  $\mu\text{m}$  SiC particles could be cleaned from the surface. The comparative samples were analyzed using SEM and the GDP was

tested in a plasma etcher. Figures 1 a-d show SEM images of a machined CVD SiC sample surface after the CO<sub>2</sub> cleaning and it can be seen that SiC particles are on the surface of the sample. In a particle test, plasma processing with the CO<sub>2</sub> cleaned GDP resulted in a reduction in the number of particles transferred to a silicon wafer processed in the etcher but the number of particles was over 10,000. It is believed that the CO<sub>2</sub> cleaning is effective in removing loose SiC particles but other partially attached SiC particles formed during machining of the part are not removed until attacked by the plasma in the etcher and once liberated can contaminate the wafer.

Another technique tested involved a low pressure SiC bead blasting process followed by CO<sub>2</sub> cleaning. The results of this cleaning process are shown in the SEM images of FIGS. 2 a-d which show SiC particles on the surface of a machined CVD SiC sample which had been subjected to low pressure SiC bead blasting followed by CO<sub>2</sub> cleaning.

In another technique, high temperature oxidation followed by chemical etching was carried out. In this process, the high temperature oxidation of the SiC depends on the partial pressure of the oxygen used in the heat treatment. That is, at higher oxygen levels, an increase in weight is observed in the passive oxidation by the formation of a SiO<sub>2</sub> film according to the following equation:  $2 \text{SiC}_{(s)} + 3 \text{O}_{2(g)} = 2 \text{SiO}_{2(s)} + 2 \text{CO}_{(g)}$ . At lower oxygen partial pressures, the active oxidation causes rapid weight loss by formation of SiO gas according to the following equation:  $\text{SiC}_{(s)} + 2 \text{SiO}_{2(s)} = 3 \text{SiO}_{2(g)} + 2 \text{CO}_{(g)}$  or  $\text{SiC}_{(s)} + \text{O}_{2(s)} = \text{SiO}_{2(g)} + \text{CO}_{(g)}$ . In general, the passive oxidation rate occurs as a function of time and temperature as defined by the following equation:  $(\text{oxide thickness})^2 = (\text{parabolic rate constant}) \times (\text{time})$ . Accordingly, SiO<sub>2</sub> thickness grows at a parabolic rate, meaning the rate decreases as thickness increases. This decrease in the oxidation rate is associated with the diffusion of oxygen through the SiO<sub>2</sub> layer that is formed. In addition, it has been determined that the oxidation rate varies as a

function of the crystallographic orientation of the CVD SiC. The  $\langle \bar{1}\bar{1}\bar{1} \rangle$  plane oxidizes at a faster rate than the  $\langle 111 \rangle$  plane. Because the typical CVD SiC components are randomly oriented in the  $\langle 111 \rangle$  direction, the parabolic rate constants for this direction were chosen for evaluating the oxidizing heat treatment of the CVD SiC components, as follows:

Temperature ( $^{\circ}\text{C}$ )	Parabolic Rate Constant ( $\text{nm}^2/\text{min}$ )
1200	$4.06 \times 10$
1300	$3.31 \times 10^2$
1400	$9.43 \times 10^2$
1450	$2.86 \times 10^3$
1500	$4.97 \times 10^3$

FIG. 3 illustrates the theoretical oxidation thickness calculated on the basis of the parabolic rate constants set forth in the above table. In order to incorporate SiC particles having sizes of 0.2 to 0.5  $\mu\text{m}$  in the oxide layer, the oxidation treatment is preferably carried out under oxidizing conditions at a temperature and time sufficient to form an oxide layer at least as thick as the SiC particles. If desired, water vapor or other oxygen source can be used to adjust the oxygen partial pressure of a furnace atmosphere wherein the parts are oxidized. For instance, the oxidation treatment can be carried out in air at 1200 to 1700 $^{\circ}\text{C}$  to provide an oxide layer having a thickness of at least 0.2  $\mu\text{m}$ .

FIGS. 4 a-d show SEM images from Sample 11C which is a coupon measuring 0.75"x 0.75" x 0.125" and treated by oxidizing in air at 1200 $^{\circ}\text{C}$  for 12 hours to achieve a target oxide thickness (e.g., estimated to be about 0.15  $\mu\text{m}$ ) followed by chemically stripping the oxide with an etchant of hydrofluoric acid and deionized water (DI), e.g., 1 HF:1 HNO<sub>3</sub>:1 DI for 12 hours.



FIGS. 5 a-d show SEM images from Sample 12C which is a coupon measuring 0.75"x 0.75" x 0.125" and treated by oxidizing in air at 1450°C for 12 hours to achieve a target oxide thickness (e.g., estimated to be about 1.4  $\mu\text{m}$ ) followed by chemically stripping the oxide with 1 HF:1 HNO<sub>3</sub>:1 DI for 12 hours. Compared to as-machined surfaces, the treated surfaces had a substantially reduced number of particles and samples treated at higher temperatures exhibit smoother surfaces compared to samples treated at lower temperatures.

Standard particles per wafer per pass (PWP) tests were carried out using a LAM 9100™ plasma etch reactor with (1) a machined CVD SiC GDP subjected to standard wet cleaning and (2) the same GDP after an oxidation and oxide stripping conditioning treatment.

During a first PWP test, a polished silicon wafer used to measure particles (particle wafer) was loaded in the chamber, a standard process recipe was run (i.e., a main etch recipe using a chamber pressure of 5 mTorr, TCP™ power of 1700 W, bottom electrode off, 8 sccm C<sub>4</sub>F<sub>8</sub> + 20 sccm C<sub>2</sub>F<sub>6</sub> + 100 sccm Ar for 60 seconds followed by a multi-step in-situ chamber clean using chamber pressures of 15 to 80 mTorr, TCP™ power of 1500 to 1750 W, bottom electrode off, and 300 to 750 sccm O<sub>2</sub> in 15 second intervals), the wafer was removed from the chamber and put back on the particle counter (e.g., KLA Tencor Surfscan 6200) which generated a particle map. The particle map showed that the wet cleaned GDP displayed very poor particle performance since the particles saturated the particle counter.

This GDP was removed from the chamber and subjected to an oxidizing treatment (1450°C for 12 hours in air) to provide a layer of oxide of at least 0.5 $\mu\text{m}$  after which the oxide was wet chemically stripped with a solution of 1HF:1HNO<sub>3</sub>:1DI. Critical dimensions and weight loss of the gas distribution plate were measured before and after the conditioning process. As a result of these measurements it was determined that the gas distribution plate remained

dimensionally stable during the high temperature oxidation treatment and the weight loss (which was about 0.7%) as a result of the oxide stripping indicates that the attached particles were efficiently removed from the surface.

5 The conditioned GDP was reinstalled in the same chamber and another PWP test was run. The test revealed that the particle count was reduced by orders of magnitude, i.e., the particle map showed a particle count of 123. However, taking into account certain extraneous sources of particles such as the number of particles on the particle wafer prior to the test (measured at 22 particles), the particles contributed by the load lock cassette (measured at 25 particles) and the particles contributed by the wafer transport mechanism (not measured), the  
10 adjusted particle count attributed primarily to the GDP was 76.

In running production wafers, it is desirable to reduce the particle count to below 20, preferably below 10 particles. To improve the particle performance of the GDP, the GDP can be exposed to a plasma environment in the reactor by  
15 running an aggressive plasma condition in the reactor. For example, the process recipe conditions can be made more aggressive to the GDP by increasing the plasma density (e.g., increasing the TCP coil power 1700 to 2300 W), increasing chamber pressure (e.g. 200 to 500 mTorr) and changing the gas chemistry to be more reactive towards the part being conditioned (e.g., increasing fluorocarbon  
20 flow rate, adding oxygen, and/or adding Ar for sputtering SiC parts).

In an actual production environment, wherein wafers were processed in a plasma etch reactor (i.e., a LAM TCP™ 9100) using the oxidized and chemically cleaned CVD SiC gas distribution plate, it was found that particle contamination could be reduced from the saturated particle count for an as-machined gas  
25 distribution plate to less than 100 adders with the conditioned gas distribution plate immediately after installation of the plate. The particle contamination was further reduced to less than 10 adders by subjecting the plate to an aggressive plasma treatment in the etch reactor for 1 hour with 25 conditioning wafers. In particular, the etch reactor was run using elevated pressure, elevated TCP™ power and

elevated flow of the fluorine containing gas (e.g., chamber pressure of 200 to 500 mTorr, TCP™ power of 2000 to 2500 W, C<sub>2</sub>F<sub>6</sub> flow of 40 to 60 sccm, and changing of coil termination capacitance to move the area of high intensity plasma across the GDP).

Although the examples given above are for non-oxide ceramic parts made of silicon carbide, the surface treatment according to the invention can be used on other ceramic parts such as alumina, silicon dioxide, quartz, carbon, silicon, nitride materials such as silicon nitride, boron nitride, aluminum nitride, etc. or carbide materials such as boron carbide, titanium carbide and the like.

Ceramic parts of silicon carbide can be prepared by many different techniques including chemical vapor deposition (CVD), sintering SiC powder (e.g., slip cast or hot pressed SiC powder), sintering SiC powder and infiltrating with Si, sintering SiC powder and coating with CVD SiC, conversion of graphite with silicon vapor to form SiC, conversion of graphite to form SiC and infiltrating with Si, conversion of graphite to form SiC and coating with CVD SiC, etc. Parts of such materials can be conditioned according to the invention to provide improved particle performance. For instance, machined or sintered surfaces of such parts can be used directly after an oxidizing treatment to incorporate particles in an oxide layer in which case the oxide layer is not stripped from the part prior to installation of the part in a semiconductor processing apparatus such as a vacuum chamber. Alternatively, the oxide layer can be stripped prior to use of the part in a semiconductor processing apparatus.

CVD SiC can be used to surround a wafer in a rapid thermal processing (RTP) chamber. Such material is translucent when machined very thin making it difficult to obtain temperature measurements using an infrared (IR) pyrometer. To solve this problem the SiC can be coated with a thin layer of high purity silicon but such a technique is problematic in that the part rejection rate is high due to growth of dendritic silicon presumably from surface particulate. By treating the machined

SiC with the oxidizing and oxide stripping treatment according to the invention, it is possible to reduce the surface particulate and thereby raise the yield of the silicon coated SiC product.

5 Ceramic parts such as silicon carbide and silicon nitride transfer members can be used in high temperature wafer support applications for loading, processing and unloading the wafers. During such support applications, in order to minimize wafer backside scratching, the ceramic parts can be treated according to the invention to provide a smoother wafer contacting surface. For instance, the parts can be given an oxidizing treatment in accordance with the invention to provide a smooth oxide surface layer. Further, the oxidized layer can be stripped in  
10 accordance with the invention if a non-oxide surface is desired.

The ceramic part treated according to the invention can have any desired configuration such as that of a wafer passage insert, a chamber wall or liner, a substrate support, an electrode, a showerhead, a gas distribution plate or  
15 component such as a baffle plate, a transfer member, focus ring, edge ring, plasma screen, window, etc. Preferred materials for the ceramic part are Si and SiC in the case of plasma environments since such materials meet the high purity requirements of semiconductor processing equipment and plasma erosion of Si or SiC conditioned surfaces produces gaseous Si or C compounds which can be  
20 pumped from the chamber without particle contamination of the substrate. SiC also has the advantage of exhibiting exceptionally high thermal conductivity enabling parts of such material to be heated or cooled to a desired temperature range during processing of substrates such as silicon wafers.

25 The ceramic part can be used in any plasma reaction chamber wherein it is desired to reduce particle contamination. An example of a single wafer vacuum processing chamber 2 having an inductively coupled plasma source is shown in FIG. 6 wherein processing gas is supplied to the processing chamber 2 by suitable apparatus (not shown) such as gas distribution rings, gas distribution plate,

injection nozzles, etc., and a vacuum is maintained in the interior 4 of the chamber by suitable vacuum pump apparatus. The substrate to be processed in the chamber can comprise a silicon semiconductor wafer 6 supported on a substrate support 8.

The substrate support 8 can include an electrostatic chuck and a focus ring 10.

5 The vacuum pump can be connected to a large outlet port 12 in an endwall such as the bottom of process chamber. The vacuum processing chamber can include a dielectric window 14, a gas distribution plate 16 and RF power can be supplied to the chamber through an external RF antenna such as a planar coil 18 outside the dielectric window 14 on an endwall such as the top of the chamber. However, the  
10 plasma generating source can be of any other type of plasma generating equipment such as that of an ECR reactor, a capacitively coupled parallel plate reactor, a surface wave reactor, a magnetron reactor, helicon reactor, helical resonator, etc. The plasma generating source can be attached to a modular mounting arrangement such as an annular mounting flange which is removably mounted on the endwall of  
15 the chamber.

The chamber includes a liner 20, a plasma screen 22 for confining the plasma in the space surrounding the wafer 6 extends inwardly from the lower end of the liner 20 and a wafer passage insert. The liner 20 can be supported in any suitable way such as by an elastically bendable frame in the case of a solid  
20 cylindrical liner which includes an inner support frame 24 and an outer support frame 26. In order to maintain the liner at a desired temperature during processing of a substrate, a heater 28 can be provided on the top of the inner frame support 24. In operation, the heater 28 is effective to heat the liner 20 and removal of heat from the liner 20 can be accomplished by a temperature controlled member 30  
25 which withdraws heat from the liner through the inner and outer frames. Other types of heating arrangements such as a heater embedded in the liner or suitable radiant heating arrangements can also be used.

The plasma chamber liner 20 can comprise a one-piece liner or multi-piece liner such as interlocking ceramic tiles. To provide an electrical ground path for the plasma, the tiles are preferably of an electrically conductive material such as silicon and carbon. For example, the tiles can be entirely of CVD SiC or Si impregnated SiC coated with CVD SiC. Such a material provides an added benefit in that it does not contain aluminum and thus reduces Al contamination of processed substrates. The SiC tiles can be bonded to an aluminum backing plate using an electrically conductive elastomer which can absorb lateral stresses caused by different thermal expansion coefficients of the SiC and Al. Each tile and backing plate assembly can be attached directly or indirectly to the chamber wall. For example, the tiles can be supported by a support frame which includes an inner frame and an outer frame. Temperature control of the liner can be achieved by a heater supplied power by electrical leads and a temperature controlled member.

The plasma screen 22 can extend inwardly from a lower edge of the tiles and the plasma screen can be of an electrically conductive ceramic material such as Si impregnated SiC coated with CVD SiC and includes openings which are small enough to confine the plasma but allow process gas and processing byproducts to be removed by the vacuum pump.

Like the GDP described above, the showerhead electrode assembly shown in FIG. 7 is a consumable part which must be replaced periodically. Because the electrode assembly is attached to a temperature-controlled member, for ease of replacement, the upper surface of the outer edge of electrode 40 (e.g., high purity silicon) can be bonded to a support ring 42 (e.g., graphite) with solder or by other techniques, such as by an elastomeric joint.

The electrode 40 shown in FIG. 7 is a planar disk having uniform thickness from center to edge thereof and an outer flange on ring 42 is clamped by a clamping ring 46 to a temperature-controlled member 44 having water cooling

channels 43. Water is circulated in the cooling channels 43 by water inlet/outlet connections 43a. A plasma confinement ring 47 surrounds the outer periphery of electrode 40. The plasma confinement ring 47 is bolted to a dielectric annular ring 48 which in turn is bolted to a dielectric housing 48a. The purpose and function of confinement ring 47 is to cause a pressure differential in the reactor and increase the electrical resistance between the reaction chamber walls and the plasma thereby confining the plasma between the upper and lower electrodes. A radially inwardly extending flange of clamping ring 46 engages the outer flange of support ring 42. Thus, no clamping pressure is applied directly against the exposed surface of electrode 40.

Process gas from a gas supply is supplied to electrode 40 through a central hole 50 in the temperature-controlled member 44. The gas then is distributed through one or more vertically spaced apart baffle plates 42 and passes through gas distribution holes (not shown) in the electrode 40 to evenly disperse the process gas into reaction chamber 44. In order to provide enhanced heat conduction from electrode 40 to temperature-controlled member 44, process gas can be supplied to fill open spaces between opposed surfaces of temperature-controlled member 44 and support ring 42. In addition, gas passage 57 connected to a gas passage (not shown) in the annular ring 48 or confinement ring 47 allows pressure to be monitored in the reaction chamber 54. To maintain process gas under pressure between temperature-controlled member 44 and support ring 42, a first O-ring seal 58 is provided between an inner surface of support ring 42 and an opposed surface of temperature-controlled member 44 and a second O-ring seal 59 is provided between an outer part of an upper surface of support ring 42 and an opposed surface of member 44. In order to maintain the vacuum environment in chamber 24, additional O-rings 60, 62 are provided between temperature-controlled member 44 and cylindrical member 48b and between cylindrical member 48b and housing 48a. In accordance with the invention, the lower baffle 42a is made of a

non-oxide ceramic such as carbon silicon, silicon carbide, silicon nitride, boron carbide, boron nitride, titanium carbide or aluminum nitride.

According to a preferred embodiment of the invention, the lower baffle plate can be made of a highly pure silicon carbide, e.g., at least about 99.999% pure. An especially preferred silicon carbide from a cost perspective is a non-sintered form of silicon carbide made by graphite conversion wherein a shaped piece of graphite is reacted with silicon vapor at temperatures such as 1600°C to convert the graphite to silicon carbide. The starting graphite is preferably a fine particle, low porosity high purity graphite shaped to desired dimensions. As a result of the conversion to silicon carbide by the silicon vapor, the bulk silicon carbide can have a porosity ranging from 10 to 30%, e.g., around 20%. If desired, part can be back-filled with silicon and/or the part can be coated with a layer of CVD SiC.

The non-oxide ceramic baffle plate can be designed as a drop-in replacement for existing aluminum baffle plates or as a part of any gas distribution system wherein it is desired to reduce contamination attributable to that particular part. Because the baffle plate will undergo some machining, it is desirable to condition the baffle plate in accordance with the invention, e.g., oxidizing the surface and removing the oxide layer by chemical etching. The baffle plate can be used as a drop-in replacement for the aluminum baffle plate of an Exelan® or 4520XLE®, both of which are manufactured by LAM Research Corporation.

Like the GDP discussed above, the ceramic baffle plate according to the invention provides reduced particle contamination. That is, since the lower baffle is directly behind the showerhead electrode, a line-of-sight exists between it and the plasma via the holes in the showerhead electrode. Ions generated in the plasma are accelerated through the showerhead holes towards the baffle, causing the baffle surface to be sputtered. As a result, particles from a machined surface of the



baffle plate could enter the chamber and contaminate the wafer undergoing processing. Such particle defects reduce the yield of the wafer.

5 The foregoing has described the principles, preferred embodiments and modes of operation of the present invention. However, the invention should not be construed as being limited to the particular embodiments discussed. Thus, the above-described embodiments should be regarded as illustrative rather than restrictive, and it should be appreciated that variations may be made in those embodiments by workers skilled in the art without departing from the scope of the present invention as defined by the following claims.

**WHAT IS CLAIMED IS:**

1. A method of processing semiconductor substrates and reducing particle contamination during processing of the substrates, the method comprising steps of:

5 (a) placing at least one substrate on a substrate holder in an interior space of a vacuum processing chamber, the processing chamber including at least one non-oxide ceramic part having a surface exposed to the interior space, the surface having been shaped and treated to reduce particles thereon by a high intensity plasma conditioning treatment;

10 (b) processing the at least one substrate by supplying process gas to the processing chamber; and

(c) removing the at least one substrate from the processing chamber.

2. The method according to Claim 1, wherein the processing chamber includes a substantially planar antenna which energizes the process gas into a plasma state by supplying RF power to the antenna and the process gas comprising 15 at least one fluorocarbon gases, the method further including conditioning the exposed surface by energizing the fluorocarbon gas into a plasma state and contacting the exposed surface with the plasma.

3. The method according to Claim 2, wherein the plasma comprises a high density plasma and the substrates are processed by etching an oxide layer on the substrates with the high density plasma while supplying an RF bias to the 20 substrates.

4. The method according to Claim 1, wherein the ceramic part comprises a gas distribution plate supplying the process gas to the processing

chamber and the processing chamber includes a substantially planar coil which energizes the process gas into a plasma state by supplying RF power to the antenna, the method further including conditioning the exposed surface by adjusting pressure in the processing chamber to 200 to 500 mTorr, supplying the coil with 2000 to 2500 W of radio frequency power, and/or changing coil termination capacitance of the coil so as to move an area of higher intensity plasma across the gas distribution plate.

5                    5.     The method according to Claim 1, wherein the processing chamber comprises a single wafer plasma reactor, the method further comprising a step of  
10                    conditioning the exposed surface of the ceramic part by sequentially treating no more than 50 wafers in the processing chamber while exposing the ceramic part to ion bombardment, the conditioning step being effective to lower particle counts measured by the particle counter to below 20 particles.

                    6.     The method according to Claim 1, further comprising a step of  
15                    manufacturing the ceramic part by machining a part made of carbon, silicon, silicon carbide, silicon nitride, boron nitride, boron carbide, aluminum nitride or titanium carbide.

                    7.     The method according to Claim 1, further comprising a step of  
20                    manufacturing the ceramic part by machining a part made of CVD SiC, sintered SiC, sintered SiC coated with CVD SiC, converted graphite, or porous SiC backfilled with Si.

                    8.     The method according to Claim 1, further comprising sequential steps of installing the ceramic part in the processing chamber, conditioning the

ceramic part by processing a single batch of non-production wafers in the processing chamber, and processing production wafers in the processing chamber.

5 9. The method according to Claim 1, wherein the processing chamber comprises a plasma reactor, the method further comprising a step of conditioning the ceramic part after installation thereof in the processing chamber, the conditioning step comprising treating the exposed surface with a high density plasma while powering the ceramic part to increase ion bombardment thereof.

10 10. The method according to Claim 1, wherein the processing chamber comprises a plasma reactor, the method further comprising a step of conditioning the ceramic part after installation thereof in the processing chamber, the conditioning step comprising treating the exposed surface with a high density plasma generated by energizing a halogen gas into a plasma state.

15 11. The method according to Claim 1, wherein the processing chamber comprises a plasma reactor, the method further comprising a step of conditioning the ceramic part after installation thereof in the processing chamber, the conditioning step comprising treating the exposed surface with a high density plasma generated by energizing an inert gas into a plasma state.

20 12. The method according to Claim 1, wherein the processing chamber comprises a plasma reactor, the method further comprising a step of conditioning the ceramic part after installation thereof in the processing chamber, the conditioning step comprising treating the exposed surface with a high density plasma generated by energizing oxygen gas into a plasma state.

13. The method according to Claim 1, wherein the processing chamber comprises a plasma reactor and the ceramic part is a silicon carbide part, the method further comprising a step of conditioning the silicon carbide part after installation thereof in the processing chamber, the conditioning step comprising  
5 treating the exposed surface with a high density plasma generated by energizing a fluorine containing gas into a plasma state.

14. The method according to Claim 1, wherein the processing chamber comprises a plasma reactor, the method further comprising a step of conditioning the ceramic part after installation thereof in the processing chamber, the  
10 conditioning step comprising treating the exposed surface with a high density plasma while seasoning the processing chamber.

15. A method of plasma conditioning a shaped surface of a ceramic part of a semiconductor processing chamber, the method comprising treating the shaped surface to reduce particles thereon by contacting the shaped surface with a  
15 high intensity plasma.

16. The method according to Claim 15, wherein the ceramic part is conditioned in a processing chamber which includes a substantially planar antenna which energizes process gas into a plasma state by supplying RF power to the antenna and the process gas comprising at least one fluorocarbon gas, the plasma  
20 conditioning being carried out by energizing the fluorocarbon gas into a plasma state and contacting the shaped surface with the plasma.

17. The method according to Claim 16, the ceramic part is conditioned in a processing chamber which wherein a process gas is energized into a plasma state, the process gas comprising at least one fluorocarbon gas, the plasma

conditioning being carried out by energizing the fluorocarbon gas into a plasma state and contacting the shaped surface with the plasma.

18. The method according to Claim 15, wherein the ceramic part comprises a gas distribution plate mounted in a processing chamber which includes a substantially planar coil which energizes process gas into a plasma state by supplying RF power to the antenna, the plasma conditioning being carried out by contacting the shaped surface with a high density plasma while adjusting pressure in the processing chamber to 200 to 500 mTorr, supplying the coil with 2000 to 2500 W of radio frequency power, and/or changing coil termination capacitance of the coil so as to move an area of higher intensity plasma across the gas distribution plate.

19. The method according to Claim 18, wherein the processing chamber comprises a single wafer plasma reactor, the plasma conditioning being carried out while sequentially treating semiconductor substrates in the processing chamber.

20. The method according to Claim 15, wherein the ceramic part is made of carbon, silicon, silicon carbide, silicon nitride, boron nitride, boron carbide, aluminum nitride or titanium carbide.

21. The method according to Claim 15, wherein the ceramic part is made of CVD SiC, sintered SiC, sintered SiC coated with CVD SiC, converted graphite, or porous SiC backfilled with Si.

22. The method according to Claim 15, wherein the plasma conditioning is carried out in a plasma etch chamber.

23. The method according to Claim 15, wherein the ceramic part comprises a gas distribution plate mounted in a processing chamber, the processing chamber including an antenna arranged to pass RF energy through the gas distribution plate and into the interior of the processing chamber, the gas distribution plate having a resistivity high enough to allow RF energy to pass therethrough, the plasma conditioning being carried out by energizing process gas into a plasma state by the antenna which couples RF energy into the chamber through the gas distribution plate.

24. The method according to Claim 15, wherein the method further includes installing the ceramic part in a plasma reactor, the plasma conditioning comprising treating the shaped surface with a high density plasma while powering the ceramic part to increase ion bombardment thereof.

25. The method according to Claim 15, wherein the method further includes installing the ceramic part in a plasma reactor, the plasma conditioning comprising treating the shaped surface with a high density plasma generated by energizing a halogen gas into a plasma state.

26. The method according to Claim 15, wherein the method further includes installing the ceramic part in a plasma reactor, the plasma conditioning comprising treating the shaped surface with a high density plasma generated by energizing an inert gas into a plasma state.

27. The method according to Claim 15, wherein the method further includes installing the ceramic part in a plasma reactor, the plasma conditioning comprising treating the shaped surface with a high density plasma generated by energizing oxygen gas into a plasma state.

28. The method according to Claim 15, wherein the ceramic part is a silicon carbide part and the method further includes installing the silicon carbide part in a plasma reactor, the plasma conditioning comprising treating the shaped surface with a high density plasma generated by energizing a fluorine containing gas into a plasma state.

29. The method according to Claim 15, wherein the method further includes installing the ceramic part in a plasma reactor, the plasma conditioning comprising treating the shaped surface with a high density plasma while seasoning the reactor.


30. The ceramic part conditioned by the method according to Claim 15.



**ABSTRACT OF THE DISCLOSURE**


A ceramic part having a surface exposed to the interior space, the surface having been shaped and plasma conditioned to reduce particles thereon by contacting the shaped surface with a high intensity plasma. The ceramic part can be made by sintering or machining a chemically deposited material. During processing of semiconductor substrates, particle contamination can be minimized by the ceramic part as a result of the plasma conditioning treatment. The ceramic part can be made of various materials such as alumina, silicon dioxide, quartz, carbon, silicon, silicon carbide, silicon nitride, boron nitride, boron carbide, aluminum nitride or titanium carbide. The ceramic part can be various parts of a vacuum processing chamber such as a liner within a sidewall of the processing chamber, a gas distribution plate supplying the process gas to the processing chamber, a baffle plate of a showerhead assembly, a wafer passage insert, a focus ring surrounding the substrate, an edge ring surrounding an electrode, a plasma screen and/or a window.

**FIG. 1A**




**FIG. 1B**

**FIG. 1C**




**FIG. 1D**



**FIG. 2B**

**FIG. 2C**



**FIG. 2D**





FIG. 3


00607022-00000000

**FIG. 4A**



**FIG. 4B**



**FIG. 4C**



**FIG. 4D**





**FIG. 5A**



**FIG. 5B**

**FIG. 5C**



**FIG. 5D**




FIG. 6




FIG. 7

**COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR UTILITY PATENT APPLICATION**

Attorney's Docket No.

015290-426

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I BELIEVE I AM THE ORIGINAL, FIRST AND SOLE INVENTOR (if only one name is listed below) OR AN ORIGINAL, FIRST AND JOINT INVENTOR (if more than one name is listed below) OF THE SUBJECT MATTER WHICH IS CLAIMED AND FOR WHICH A PATENT IS SOUGHT ON THE INVENTION ENTITLED:

SEMICONDUCTOR PROCESSING EQUIPMENT HAVING IMPROVED PARTICLE PERFORMANCE

the specification of which

(check one)



is attached hereto;



was filed on June 30, 2000 as

Application No. \_\_\_\_\_

and was amended on \_\_\_\_\_;  
(if applicable)

I HAVE REVIEWED AND UNDERSTAND THE CONTENTS OF THE ABOVE-IDENTIFIED SPECIFICATION, INCLUDING THE CLAIMS, AS AMENDED BY ANY AMENDMENT REFERRED TO ABOVE;

I ACKNOWLEDGE THE DUTY TO DISCLOSE TO THE OFFICE ALL INFORMATION KNOWN TO ME TO BE MATERIAL TO PATENTABILITY AS DEFINED IN TITLE 37, CODE OF FEDERAL REGULATIONS, Sec. 1.56 (as amended effective March 16, 1992);

I do not know and do not believe the said invention was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to said application; that said invention was not in public use or on sale in the United States of America more than one year prior to said application; that said invention has not been patented or made the subject of an inventor's certificate issued before the date of said application in any country foreign to the United States of America on any application filed by me or my legal representatives or assigns more than twelve months prior to said application;

I hereby claim foreign priority benefits under Title 35, United States Code Sec. 119 and/or Sec. 365 of any foreign application(s) for patent or inventor's certificate as indicated below and have also identified below any foreign application for patent or inventor's certificate on this invention having a filing date before that of the application(s) on which priority is claimed:

<b>COMBINED DECLARATION AND POWER OF ATTORNEY</b>	Attorney's Docket No.
	015290-426

COUNTRY/INTERNATIONAL	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED
			YES NO
			YES NO

I hereby appoint the following attorneys and agent(s) to prosecute said application and to transact all business in the Patent and Trademark Office connected therewith and to file, prosecute and to transact all business in connection with international applications directed to said invention:

William L. Mathis	17,337	R. Danny Huntington	27,903	Gerald F. Swiss	30,113
Robert S. Swecker	19,885	Eric H. Weisblatt	30,505	Charles F. Wieland III	33,096
Platon N. Mandros	22,124	James W. Peterson	26,057	Bruce T. Wieder	33,815
Benton S. Duffett, Jr.	22,030	Teresa Stanek Rea	30,427	Todd R. Walters	34,040
Norman H. Stepno	22,716	Robert E. Krebs	25,385	Ronni S. Jillions	31,979
Ronald L. Grudziecki	24,970	William C. Rowland	30,888	Harold R. Brown III	36,341
Frederick G. Michaud, Jr.	26,003	T. Gene Dillabaunt	25,423	Allen R. Baum	36,086
Alan E. Kopeccki	25,813	Patrick C. Keane	32,858	Steven M. du Bois	35,023
Regis E. Slutter	26,999	Bruce J. Boggs, Jr.	32,344	Brian P. O'Shaughnessy	32,747
Samuel C. Miller, III	27,360	William H. Benz	25,952	Kenneth B. Leffler	36,075
Robert G. Mukai	28,531	Peter K. Skiff	31,917	Fred W. Hathaway	32,236
George A. Hovanec, Jr.	28,223	Richard J. McGrath	29,195		
James A. LaBarre	28,632	Matthew L. Schneider	32,814		
E. Joseph Gess	28,510	Michael G. Savage	32,596		



and: Jeffrey J. Brooks, Reg. No. 35,834 and Marilyn E. Glaubenslee, Reg. No. 35,521

Address all correspondence to:



**21839**

James W. Peterson  
BURNS, DOANE, SWECKER & MATHIS, L.L.P.  
P.O. Box 1404  
Alexandria, Virginia 22313-1404

Address all telephone calls to: Peter K. Skiff at (703) 836-6620.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR		SIGNATURE	DATE
William Frederick Bosch			
RESIDENCE		CITIZENSHIP	
Fremont, California		USA	
POST OFFICE ADDRESS			
48825 Sauvignon Ct., Fremont, California 94539			
FULL NAME OF SECOND JOINT INVENTOR, IF ANY		SIGNATURE	DATE
RESIDENCE		CITIZENSHIP	
POST OFFICE ADDRESS			